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SYMBOLIC SWITCH/LINEAR CIRCUIT
SIMULATOR SYSTEMS AND METHODS

FIG. 14 shows Reduction of all dependent sources to
VCCS case

This application applicant is a divisional application of
U.S. patent application Ser. No. 12/035,137 filed on Feb. 21,
2008, now U.S. Pat. No. 8,219,374, which claims the benefit
of priority to U.S. Provisional Patent Application 60/902,582
filed Feb. 21, 2007. The entire disclosure of each of the
applications listed in this paragraph are incorporated herein
by specific reference thereto.

SUMMARY OF THE INVENTION

FIG. 1 shows an overview screen shot of the innovative
GUI (graphical user interface).
FIG. 2 shows an example of a three loop circuit.
FIG. 3 shows a circuit checking flowchart.
FIG. 4 shows a netlist generator flowchart.
FIG. 5 shows a netlist generation steps overview.
FIG. 6 shows a netlist to schematic generator flowchart.
FIG. 7 shows a flowchart for Net Parser module.
FIG. 8 shows a flowchart for Symbolic module.
FIG. 9 shows a flowchart for Time Domain Module
FIG. 10 shows a flowchart for Switching module.
FIG. 11 shows an overview flowchart for a specific execution.
FIG.12 shows Interrelationship diagramofModule classes
FIG. 13 shows a Pre-determinant evaluation limit finding
algorithm.

DESCRIPTION OF THE PREFERRED
EMBODIMENTS

A primary objective of the present invention is to provide
interactive and real time web-based electrical circuit symbolic solver and simulators, systems and methods, that
develop enhanced problem solving skills using internet as a
10 portable platform for the education environment.
A secondary objective of the present invention is to provide
interactive and real time web-based electrical circuit symFIELD OF INVENTION
bolic solver and simulators, systems and methods that
develop design skills and sharpen critical thinking.
This invention relates to interactive and real time webA third objective of the present invention is to provide
based electrical circuit symbolic solver and simulators, in 15
interactive and real time web-based electrical circuit symparticular to an interactive and innovative graphical user
bolic solver and simulators, systems and methods that
interface (GUI) for creating circuit schematics and generating
develop global and comprehensive teaching circuit tools
netlists, circuits symbolic solving and instant simulated soluwhich can be adopted nationally for educational purposes.
tions, their systems and methods.
20
Another objective of the present invention is to provide an
BACKGROUND AND PRIOR ART
interactive web-based circuit drawing tool for user interaction
and Netlist generation. Students can use the online circuit
Typical simulation tools that students in the Electrical
drawer to carry out circuit simulation on the web and access
Engineering (EE) field encounter after starting their first Cirit virtually from any place. The online simulator provides a
cuits course are numerical in nature that is when presented 25 user friendly graphical user interface (GUI), which has the
capability to allow students to draw electrical circuits and
with an input circuit, they iteratively solve it across a set of
small time steps. The result is represented as a data set of
engage the symbolic circuit solver on them.
output versus time, which can be plotted for further inspecAnother objective of the present invention is to provide a
tion. Such results don't help the student understand the ultiversatile symbolic based linear circuit with switches solver.
mate nature of circuits as Linear Time-Invariant systems with 30 The solver works by accepting a Netlist from the drawing
tool, and the element one wants to find the voltage across or
a finite dimensional basis in the solution space. PSpice is one
example of a widely used software simulation tool that uses
current on, as input parameters. Then it either produces the
the approach mentioned earlier.
plot or the time domain expression of the output. Frequency
Currently there are no circuit solvers that are available
domain plots or Symbolic Transfer Functions are also proonline. If any, they would be of limited capabilities. For 35 duced. The solver gets its input from the circuit drawer.
example, several Electrical Circuits books provide webThe SymCirc Symbolic Solver provides all simulation
based circuit solvers for their examples used in the book.
results as Time domain expressions composed of the basis
However, these solvers are very limited to the examples and
functions that exclusively include exponentials, sines,
they cannot be used to solve an arbitrary circuit.
cosines and/or t raised to any power. When the student conThe prior techniques do not develop enhanced problem 40 tinuously encounters such solution forms and correlates them
with the plots, it drives him or her more smoothly into a
solving skills using internet as a portable platform for the
deeper understanding of the subject matter on a level that
education environment. The prior techniques do not develop
would otherwise require much effort and time.
design skills and sharpen critical thinking. The prior techThe invention writes all components in the Java programniques do not develop global and comprehensive teaching
circuit tools which can be adopted nationally for educational 45 ming language due to its extensive support of web applications.
purposes.
Further objects and advantages of this invention will be
Thus, the need exists for solutions to the problems with the
apparent from the following detailed description of the presprior art.
ently preferred embodiments which are illustrated schematiBRIEF DESCRIPTION OF THE FIGURES
50 cally in the accompanying exhibits.

55

60

65

Before explaining the disclosed embodiments of the
present invention in detail it is to be understood that the
invention is not limited in its applications to the details of the
particular arrangements shown since the invention is capable
of other embodiments. Also the terminology used herein is for
the purpose of description and not of limitation.
A list of components will now be described.
1 Screen Shot of Graphical User Interface (GUI)
5 Menubar
10 Standard Tool Bar
15 Canvas Toolbar
20. Simulation Toolbar
25. Components Toolbar

US 8,577,664 B2
3
30 page Navigator
35 Status bar
40. Components Panel
45 Visiting elements Panel
50. Simulation Panel
60 Drawing Panel

4

nection lines, which are electrically connected, must be
merged and reduced to an identified net name. In the nodes
assignment phase, all components are traversed to assign a net
name for each component's node. If there are two components, which have nodes that are electronically connected by
a connection line, they should be assigned the same net name.
70Viewmenu
The generated network of nodes and components is con75 Display Properties
sidered as a preliminary step for circuit simulation, which is
80. DC voltage source inputs
fed through the symbolic solver engine for simulation and
100 Three Loop Circuit
10
analysis. The Netlist generation flowchart and steps are
110 Resistor Checker
shown in FIGS. 4 and 5 respectively. FIG. 4 shows a netlist
200. Netlist Generator Flowchart
generator flowchart 200. FIG. 5 shows a netlist generation
300. Net list Generation Steps
steps overview 300.
400. Netlist to Schematic Generator Flowchart
The GUI interface has an implemented algorithm to con500. Net Parser Module Flowchart
15
vert
a given netlist to a schematic by directly typing the netlist
600. Symbolic Module Flowchart
to the netlist editor, which is implemented in the GUI inter700. Time Domain Module Flowchart
face. The Netlist-to-Schematic generator 400 is comprised of
800. Switching Module Flowchart
the following four main modules as shown in FIG. 6:
900. Specific Execution Route Flowchart
1) The netlist interpreter, which interprets the netlist text to
GUI Interface
20
identified components names, nodes and attributes.
The GUI interface has integrated functionalities, which
2) The netlist checker which checks the netlist from the
provide the user with the capability to construct a circuit
common circuit and netlist errors.
schematic and generate a netlist. The invention can use a GUI
3) The components generator, which builds the database of
interface system such as, but not limited to, one described in
U.S. Pat. No. 6,121,965 to Kenney eta!. which is incorporated 25 the identified components associated with nodes and
by reference. The invention can use a remote server that is
attributes.
controlled by an educational institution such as a university, a
4) The connection lines optimizer is an implemented algorithm to draw the connection lines in the constructed schetechnical school, a science school and academy, and the like.
matic in very neat and organized presentation.
Additionally, the remote server can be an electronics book
An interactive and real time web-based electrical circuit
publisher, a science book publisher and a technical book 30
simulator (SymCir) is presented, which provides the user
publisher, and the like.
Students, scientists, engineers, and the like, or other users
with an interactive and innovative graphical user interface
can remotely access the server-side through their GUI inter(GUI) to create a circuit schematic and generate a netlist. The
faces as long as the interface can run Java applications. See for
implemented algorithms to check the schematic for common
example, Eckel, Bruce. Thinking in Java, 3rd edition, 2002, 35 circuit errors and generate the netlist from the schematic are
which is nonessential subject matter incorporated by referthe main innovated integrated features in the GUI interface.
ence. The interfaces can include, but are not limited to, deskFurthermore, The GUI has the capability to enter the netlist
and feed it directly to the simulator with the feature of contop computers, laptop computers, PDAs (Personal Digital
structing the schematic from the given netlist. The netlist is
Assistants), and the like.
The user can add components to the GUI grid and manage 40 then sent to the symbolic solver engine for simulation and the
the schematic efficiently using the implemented GUI's panresults are returned back to the GUI for display.
SymCirc Symbolic Engine
els, toolbars, menu bars, popup menus, and the like. The GUI
The symbolic solver engine can be decomposed into five
gives the user the option to change the component's attributes
and save the changes to the components database, as shown in
main components (modules A through E), as follows.
FIGS. 1 and 2.
45
A The Netlist Parser module: a module that converts a
FIG. 1 shows an overview screen shot of the innovative
Netlist into a corresponding symbolic indefinite admitGUI (graphical user interface) 1. FIG. 2 shows an example of
tance matrix, while storing the values for the elements
a three loop circuit 100 with Resistor checker 110. Referring
and inputs and other parameters like switch states for
to FIGS. 1-2, GUI screen 1 can include a Menu bar 5, Stanfurther use. The flowchart for this module is shown in
dard Tool Bar 10, Canvas Toolbar 15, Simulation Toolbar 20, 50
FIG. 7. FIG. 7 shows a flowchart for Net Parser module
Components Toolbar 25, Page Navigator 30, Status bar 35,
500.
Components Panel 40, Visiting elements Panel 45, SimulaB Symbolic module: a module that implements the capability of constructing symbolic variables, aggregating
tion Panel 50, Drawing Panel 60, View menu 70, Display
Properties 75, DC voltage source inputs 80, that can be used
them into expressions (multivariate polynomial or ratioto create a circuit having electrical components such as resis- 55
nal), and manipulating them in different ways (simplifitors in circuits that can be tested.
cation, substitution, finding limits, etc.). Those symbolic
The implemented circuit checker algorithm checks the
objects can also be combined into Symbolic Matrix
Objects on which symbolic determinant calculation,
connections of the constructed schematic for common circuit
errors, such as an empty schematic, short circuit loops, floatcofactoring and population operations can be pering nodes, ground does not exist, dependent controllers 60
formed. This module is a critical part of SymCirc with
doesn't exist, and the like, and notifies the user accordingly.
which the tenets of the Indefinite Admittance Matrix
FIG. 3 shows the circuit checking algorithm flowchart.
approach for circuit analysis as described in Chen, WaiAnother main innovation is the implemented algorithm to
Kai, Active Network and Feedback Amplifier Theory,
generate the netlist from the schematic after checking the
Chapter 2, Hemisphere Publishing Corporation, 1980,
schematic for common circuit errors. The netlist generator 65
which is none essential subject matter, which is incorhas two phases: the network optimization, and the nodes
porated by reference. The flowchart for this module 600
is shown in FIG. 8.
assignment. In the network optimization phase, all the con-

US 8,577,664 B2
5

6

C Time Domain Module: a module that picks up a rational
function of s with numerical coefficients that represents
the laplace transform of the output and through a process
of road extraction, residue evaluation and applying the
inverse laplace transform arrives at the time domain
expressions of the signal at the output. The flowchart for
this module 700 is shown in FIG. 9.
D Switching Module: The part of SymCirc that collects
information about the switches within the circuit and
their states with respect to time. The flowchart for this
module 800 is shown in FIG. 10.
E Plotter Module: A module that plots time and frequency
domain plots of the simulation results, with ability to
control domain, zoom level, resolution and time shift. It
is built on top of jFreeChart which is an open source
charting library for Java.
The SymCirc symbolic Engine receives the Netlist produced by a front end GUI circuit drawer and returns to the user
either the symbolic transfer function, the time domain
response as an expression or a plot, or the frequency response
plot. The Engine is implemented in Java for web accessibility.
It is capable of dealing with arbitrary Linear circuits with
Switching elements. FIG. 11 shows an overview flowchart
900 for a specific execution route. FIG. 12 shows an interrelationship diagram of modules (a toe) classes.
The implementation is built upon a Symbolic Algebra
module that is used to apply the techniques discussed in Chen,
Wai-Kai, Active Network and Feedback Amplifier Theory,
Chapter 2, Hemisphere Publishing Corporation 1980, which
is nonessential subject matter incorporated by reference, on
symbolic variable entries rather than numeric ones.
Innovations in the application of those techniques include
a unified approach to presenting the dependent sources by the
introduction of dummy parameters that are limited to zero,
applying a novel method of finding said limits before evaluating the determinant since determinant evaluation is the
bottleneck. Finally, another innovation is the treatment of all
sources as impedances then finding specific transfer functions
by applying the limiting procedure directly on the produced
transfer function therefore eliminating the need to evaluate
determinants more than once.
The main innovative aspects in the implementation of the
SymCirc symbolic solving Engine stem from the fact that the,
1. Indefinite Admittance Matrix, from which the response
is computed, is populated with symbolic rather than
numerical elements
2. The developed procedure for finding limits at infinity
and zero for symbolic expressions allows a much simpler attack of the problem of evaluating the cofactors and
determinant as described in Chen, Wai-Kai, Active Network and Feedback Amplifier Theory, Chapter 2, Hemisphere Publishing Corporation, 1980, which is nonessential subject matter incorporated by reference and
furthermore suggests a way of unifying how the four
dependent sources populate the Matrix.
3. Rather than treating dependent current and voltage
sources as separate cases, where the dependent voltage
source would be considered as a constraint that reduces
the size of the admittance matrix, a special symbolic
impedance Xo is added to the voltage source in series.
After applying Norton's theorem the voltage dependent
source reduces to a current dependent source, which is
easier and more efficient to populate within the matrix as
shown in Chen, Wai-Kai, Active Network and Feedback
Amplifier Theory, Chapter 2, Hemisphere Publishing
Corporation, 1980. Later, the limit finding algorithms
are invoked to force all Xo terms to approach zero and

therefore disappear. FIG. 8 summarizes how all the
dependent sources relate to the Voltage Controlled Current Source.
4. When dependent sources exist in the circuit, the limit
finding functions manipulate the cofactor matrices
before finding the determinant so as to reduce the complexity and length (therefore reducing processing time)
of the resulting transfer functions. This pre-determinant
evaluation limit finding is done as elaborated in the
example in FIG. 13 showing the cofactor that reduces to
the transfer function numerator. The term (1/Xo that
appears normally cancels out with an equivalent term in
the cofactor of the denominator, unless the transfer function must reduce to zero, in that case power R of the
denominator cofactor will be larger than the numerator
power R. FIG. 14 shows the algorithm for reducing all
dependent sources to Voltage Controlled Current
Sources (VCCS).
Another innovation is the treatment of all independent
sources (inputs and those representing capacitor and inductor
initial conditions) as resistors and populating them into the
admittance matrix as such. Due to the fact that the evaluation
of the symbolic determinant step is a bottleneck in the code,
this novel technique requires evaluating the determinant only
once rather than the number of sources in the circuit as presented in Chen, Wai-Kai, Active Network and Feedback
Amplifier Theory, Chapter 2, Hemisphere Publishing Corporation, 1980. The produced transfer function is then reduced
to the correct form for a specific input by limiting the symbol
representing that input to infinity (whether the input is a
voltage or a current), and limiting all other symbols representing voltage and current sources to zero and infinity
respectively.
While the invention has been described, disclosed, illustrated and shown in various terms of certain embodiments or
modifications which it has presumed in practice, the scope of
the invention is not intended to be, nor should it be deemed to
be, limited thereby and such other modifications or embodiments as may be suggested by the teachings herein are particularly reserved especially as they fall within the breadth
and scope of the claims here appended.
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We claim:
1. A method of simulating a circuit and generating a netlist
using an online circuit simulator comprising the steps of:
providing a GUI (graphical user interface) interface with
the online circuit simulator;
constructing a simulated circuit using a circuit simulation
set of instructions on a display;
checking for errors in the simulated circuit with a circuit
checker;
generating a netlist from the errors checked simulated circuit;
converting the netlist into a corresponding symbolic indefinite admittance matrix and storing values for circuit
components, inputs and component parameters using a
netlist parser set of instructions including:
for each component,
a first set of parser instructions to eliminate the component units by substituting their weights;
a second set of parser instructions to determine a component type;
a third set of parser instructions to populate a symbolic
Y-matrix according to the component type; and
a fourth set of parser instructions to save a parameter
name and value in source object;
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constructing symbolic variables, aggregating the symbolic
variables into expressions, manipulating the symbolic
variables and finding limits at infinity and zero for symbolic expressions;
obtaining a time domain expression from the results of the
constructing, aggregating and manipulating step;
collecting information about a switching component in the
simulated circuit and the state of the switching component with respect to time;
outputting at least one of a symbolic transfer function, a
time domain response as an expression, the time domain
as a plot or a frequency response plot; and
plotting the time and frequency domain of the simulated
results.
2. The method of claim 1, further comprising the step of:
accessing a remote web server hosting the GUI interface,
the server being selected from at least one of a: an
electronics book publisher web server, a science book
publisher web server, a technical book publisher and a
technical educational institution.
3. The method of claim 1, wherein the checked errors are
selected from a group consisting of: an empty schematic,
short circuit loops, floating nodes, ground that does not exist,
dependent controllers doesn't exist, and combinations
thereof.
4. The method of claim 1, wherein the netlist generation
step includes the steps of:
providing a network optimizer phase; and
providing a nodes assigmnent.
5. The method of claim 4, wherein the network optimizer
step includes the steps of:
merging all electrically connected connection lines; and
reducing the merged lines to an identified net name.
6. Themethodofclaim5, wherein the nodes assignerphase
step includes the step of:
assigning all traversed components for each component
node to a net name.
7. A symbolic circuit solving system using a GUI (graphical user interface) interface with an online circuit simulator
comprising:
a processing device and memory for interfacing with the
online circuit simulator;
the online circuit simulator for a user to draw a new electrical circuit containing components on a display, each
component including one or more of a label, a value and
a unit;
a netlist generator for generating a netlist of nodes and
components from an error checked electrical circuit;
a netlist-to-schematic algorithm to convert the netlist of
nodes and components to a test schematic; and
a symbolic solver engine to simulate the circuit shown in
the test schematic, wherein the GUI interface is used as
an online circuit simulator, the symbolic solver engine
consisting of:
a netlist parser module to convert the netlist into a corresponding symbolic indefinite admittance matrix and
storing values for circuit components, inputs and component parameters, the netlist parser module consisting
of:
for each component,
a first set of parser instructions to eliminate the component units by substituting their weights;

a second set of parser instructions to determine a component type;
a third set of parser instructions to populate a symbolic
Y-matrix according to the component type; and
a fourth set of parser instructions to save a parameter
name and value in source object;
a symbolic module to construct symbolic variables, aggregating the symbolic variables into expressions and
manipulating the symbolic variables;
a time domain module to produce a time domain expression from the results of the symbolic module;
a switching module to collect information about a switching component in the circuit and the state of the switching component with respect to time;
an output consisting of at least one of a symbolic transfer
function, a time domain response as an expression, the
time domain as a plot or a frequency response plot; and
a plotter module to plot the time and frequency domain of
the simulated results.
8. The GUI system of claim 7, further comprising: a circuit
checker to check electrical connections in the new electrical
circuit for checking for errors in the new electrical circuit and
notifying the user when errors are found.
9. The GUI system of claim 7, wherein the netlist-toschematic algorithm consisting of:
a netlist interpreter for interpreting netlist text from a netlist
to identified components names, nodes and attributes;
a netlist checker for checking the netlist for common circuit
and netlist errors;
a component generator for building a database of identified
components associated with nodes and attributes of the
checked netlist; and
a connection lines optimizer for drawing connection lines
from the database of the identified components to generate an error free schematic.
10. The GUI system of claim 7, wherein the circuit simulator includes: a Java program to run the simulator.
11. The GUI system of claim 10, wherein the checked
errors are selected from a group consisting of:
an empty schematic, short circuit loops, floating nodes,
ground that does not exist, dependent controllers that do
not exist, and combinations thereof.
12. The GUI system of claim 7, wherein the netlist generator consisting essentially of:
a network optimizer phase; and
a nodes assignment.
13. The GUI system of claim 12, wherein the network
optimizer consists of:
a merger for merging all electrically connected connection
lines; and
a reducer for reducing the merged lines to an identified net
name.
14. The GUI system of claim 13, wherein the nodes
assigner phase consists of:
a traverser to traverse each components node; and
an assigner for assigning all traversed components for each
component node to a net name, traversed components
electrically connected by a connection line being
assigned the same net name.
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